Semiconductor Fabrication Capacity

The upstream constraint on AI chip supply — foundry (TSMC) wafer output, process-node capacity, and memory (HBM/DRAM) fabrication — which caps how many AI accelerators can be produced regardless of downstream demand, power, or data-center buildout.

Also known as: TSMC, wafer fab capacity, wafer production, foundry capacity, process node, leading-edge node, 3 nanometer, 2 nanometer, lithography equipment, chip fabrication, fab capacity, wafer allocation, HBM production, DRAM wafer capacity

Part of: Compute & Energy Infrastructure

Documents (1)

Propositions touching this concept (6)

By publication month, oldest first (extraction month when no publication date is known).

2026-08

Open gaps (3)